Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > RF/Microwave

Design RFICs with greater speed, accuracy

Posted: 22 Nov 2006     Print Version  Bookmark and Share

Keywords:RFIC  ACD  mixed-signal design 

A key bottleneck in RFIC design is the presence of the RF carrier signal at several gigahertz in the RF front end. The author presents a design methodology that enables faster and more accurate RFIC design.

The Advanced Custom Design (ACD) methodology describes a process geared towards mixed-signal design, which takes design tasks and parallelizes them, allowing for a top-level perspective, for parasitic and analysis functions performed early and often, and which ultimately enables the design to progress with as much information as is available at any given point in time.

View the PDF document for more information.

Comment on "Design RFICs with greater speed, acc..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top