Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Amplifiers/Converters

Verifying your low-power designs

Posted: 27 Aug 2007     Print Version  Bookmark and Share

Keywords:power intent specification  power implementation verification  power reduction techniques 

Given the surging importance of power in today's shrinking technologies, low-power verification is taking on a vital role. Design teams can no longer afford to just worry about dynamic power. They have to pay close attention to leakage power as well. Thus they have to implement power reduction methodologies at the system architectural stage. Here are some of the power reduction techniques used today along with the possible hazards associated with using them.

View the PDF document for more information.

Comment on "Verifying your low-power designs"
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top