Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Team delivers free Tensilica processors on mask charge ASICs

Posted: 28 Nov 2007     Print Version  Bookmark and Share

Keywords:embedded SoC  free mask charge ASICs  FPGA-based 

Tensilica Inc. and eASIC Corp. have announced a partnership to remove the cost barriers for developing custom embedded System-on-a-Chip. Through this partnership, eASIC now provides free access to Tensilica's Diamond Standard microprocessor and digital signal processing cores for its free mask charge, no-minimum order ASICs. This combination enables embedded system designers to develop Diamond processor-based SoCs for applications in any production volume.

Designers will now be able to develop customised, highly differentiated ASIC solutions at a lower cost than FPGA-based embedded systems.

Tensilica's processors range from a very small, low-power 32-bit controller up to the highest performance digital signal processing core and a multifunction audio processor that has been designed into millions of cellular phones.

According to Tensilica, the Diamond Standard family covers the broadest range of performance of any embedded computing architecture and the processors are supported by an optimised set of Diamond Standard software tools and an extensive ecosystem of industry infrastructure partners. The Diamond Standard family is available to eASIC's customers via the company's eZ-IP Alliance program.

"Free Tensilica processors on zero-mask charge structured ASICs is a revolutionary breakthrough in reducing the upfront costs for customers looking to develop low-cost custom embedded processing systems at any volume," stated Jasbinder Bhoot, senior director, Marketing at eASIC Corporation. "This partnership is proof that a new era of SOC is upon us. No upfront cost and no minimum order quantity for an embedded processor core on a high-performance and volume-capable ASIC is involved."

"Several of our customers have been attracted to eASIC's Nextreme Structured ASICs for fast prototyping or mass production," stated Chris Jones, Tensilica's director of strategic alliances. "eASIC's Structured ASIC technology offers customers a lower power, higher density solution than FPGAs at a much lower cost and faster time to market than cell-based ASICs."




Comment on "Team delivers free Tensilica process..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top