Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Optoelectronics/Displays

1:7 Deserialisation in Spartan-3E FPGAs at speeds up to 666Mbps

Posted: 27 Apr 2007     Print Version  Bookmark and Share

Keywords:FPGA  Spartan-3E  deserialisation  flat panel display  Xilinx 

This application note describes Spartan-3E devices in a wide variety of applications that require 4-bit or 5-bit receive data bus widths and 1:7 deserialisation at speeds up to 666Mbps. The common applications include flat panel displays and automotives.

View the PDF document for more information.

Comment on "1:7 Deserialisation in Spartan-3E FP..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top