Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Embedded

Synthesisable CIO DDR RLDRAM II controller for Virtex-4 FPGAs

Posted: 27 Apr 2007     Print Version  Bookmark and Share

Keywords:Virtex-4  Common I/O  DDR  RLDRAM II  Xilinx 

Virtex-4 device is used to interface to Common I/O (CIO) Double Data Rate (DDR) Reduced Latency DRAM (RLDRAM II) devices. This application note describes reference design targetting two CIO DDR RLDRAM II devices at a clock rate of 200/235MHz with data transfers at 400/470Mbps per pin.

View the PDF document for more information.

Comment on "Synthesisable CIO DDR RLDRAM II cont..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top