Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > T&M

Achieve accurate modelling using IBIS

Posted: 01 Feb 2007     Print Version  Bookmark and Share

Keywords:Mentor Graphics  Darshan Mehta  IBIS model validation  CMOS  model 

Today, engineers and designers are moving towards gigahertz-speed design. As lithography technology advances, CMOS gate size decreases dramatically, resulting in faster edge rate of the signal. At higher frequencies, the traces act like transmission line and all analogue effects, such as reflection and crosstalk, are seen in the design. Such makes signal integrity (SI) analysis a critical component of design.

Download the PDF file for more information.

Comment on "Achieve accurate modelling using IBI..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top