Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

India's engineer catchment shifts to smaller areas

Posted: 12 Jan 2007     Print Version  Bookmark and Share

Keywords:VLSI Conference 2007  semiconductor  electronic design engineers  engineering institutions 

There is a shift in the Indian semiconductor industry's catchment for electronic design engineers, from India's tier I to tier II and III cities. One of the main drivers of this shift is the intense competition for engineering talent in the premium brand engineering institutions in India.

Competition is most intense in the top engineering institutions, such as the Indian Institutes of Technology, and in India's tier I cities.

Apart from IT services, the financial services/investment banking, automotive and instrumentation industries are vying with each other to attract fresh engineering talent, industry sources told EE Times-India at the VLSI Conference 2007.

In support of this shift, private training institutes that offer VLSI design courses are springing up in smaller-sized locations such as Chandigarh, and Coimbatore in Tamil Nadu. An increasing number of engineering institutions in India's smaller cities are introducing or strengthening VLSI design programmes in their curriculum. Meanwhile, cooperation programmes between India's semiconductor industry and academic institutions have focused on smaller cities.

There is a growing perception in the industry that that there is no significant gap in technical talent between fresh engineers from different locations in India. This could strengthen the momentum of the shift.

- Krishnan Sivaramakrishnan
  EE Times India




Comment on "India's engineer catchment shifts to..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top