Global Sources
EE Times-India
EE Times-India > EDA/IP

Cadence contributions to SystemVerilog standard recognised

Posted: 22 Mar 2006     Print Version  Bookmark and Share

Keywords:Cadence Design Systems Inc.  IEEE 1800 SystemVerilog standard  Chairman's Award 

Cadence Design Systems Inc. has announced that the IEEE has recognised Cadence for its contributions to the IEEE 1800 SystemVerilog standard. Nine Cadence technologists received awards for a wide range of improvements during the development of the SystemVerilog standard.

The Chairman's award went to Vassilios Gerousis and Francoise Martinolle. Gerousis was recognized for architecting the combination of HVL and HDL and driving it from conception to reality. Martinolle was recognized as one of the SystemVerilog champions leading the resolution of many issues among the various technical committees. Certificates of Recognition were awarded to Victor Berman, Charles Dawson, Steven Dovich, Jay Lawrence, Kathy McKinley, Steven Sharp and Jim Vellenga, who chaired or served on several special task forces and committees.

"The IEEE 1800 SystemVerilog Working Group is pleased to recognise Cadence leadership and contributions," said Johny Srouji, chair of the IEEE 1800 SystemVerilog Working Group. "The quality of the SystemVerilog language was significantly improved by Cadence's work and experience delivering standards."

Comment on "Cadence contributions to SystemVeril..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top