Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Amplifiers/Converters

An improved PLL design method without natural frequency and damping

Posted: 05 Dec 2000     Print Version  Bookmark and Share


This application note presents a design guide for PLL synthesizers used in wireless products. It focuses on compact, low current and low cost synthesizers, without considering the calculations for natural frequency and damping.

View the PDF document for more information.

Comment on "An improved PLL design method withou..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top