Global Sources
EE Times-India
EE Times-India > EDA/IP

Validate EMC design rules with 3D simulation

Posted: 16 Jul 2001     Print Version  Bookmark and Share

Keywords:emc  drc  3d simulation  fdtd  pcb layout 

This article provides an overview of EMC- and 3D-analysis tool capabilities that can enhance an your design's performance.

View the PDF document for more information.

Comment on "Validate EMC design rules with 3D si..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top