Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Amplifiers/Converters

Full-chip verification for building nanometer memories

Posted: 01 May 2002     Print Version  Bookmark and Share

Keywords:nanometer memories  full-chip verification  transistor-level verification  spice 

Verification tools can greatly facilitate memory design, where designers face a combination of evolving circuit complexity and increasing size in dealing with massive memory arrays.

View the PDF document for more information.

Comment on "Full-chip verification for building ..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top