Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Amplifiers/Converters

Taking GALS to 65nm designs

Posted: 16 Nov 2004     Print Version  Bookmark and Share

Keywords:globally asynchronous  locally synchronous  gals  soc  superintegration 

Emerging globally asynchronous, locally synchronous SoC design architectures offer a powerful way to solve interconnect issues in these superintegrated chips.

View the PDF document for more information.

Comment on "Taking GALS to 65nm designs"
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top