Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Interface

Latency analysis of major chip-to-chip interconnects

Posted: 16 Feb 2005     Print Version  Bookmark and Share

Keywords:chip-to-chip  interconnect  latency  rapidio  hypertransport 

Compare and contrast the latency experienced by transactions carried over several of the leading chip-to-chip interconnect standards.

View the PDF document for more information.

Comment on "Latency analysis of major chip-to-ch..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top