Global Sources
EE Times - IndiaWebsite
Stay in touch with EE Times India
EDA Home / eeForums / EDA
Find solutions to IC/board design challenges & discuss EDA tool use.
Hot Post Recommend
Post new  Print  thread
Message: 

Suggestions for substrate modelling tools

Posted:  2009-03-04
 

Author:Singularity

Points:  19

Send Message

Hi everyone! Please recommend analysis and simulation tools for substrate noise in digital systems. Looking for comprehensive and reliable modelling tools. Thanks!
Reply with quote Reply Watch  Useful (0) Useless (0)
EETimes India : AI teaching assistant answers inquiries with 97% accuracy

Reply:Suggestions for substrate modelling tools

Posted:  2009-03-09
 

Author:hedabrajesh

Points:  5

Send Message

Cadence has tool called QRC. This is a parasitic extraction tool and is capable to  characterize substrate (using doping profiles). Its also capable to extract substrate in terms of parasitic R's and C's. QRC will give you single netlist (having 2 dimentional layout parasitics plus substrate parasitics hooked up to interconnects and device back gates). This netlist can be simulated (as it is ) using any spice simulator. QRC also has 'what-if analysis' capability which helps in identifying substrate noise isolation at very early stage of physical design process.

If you want to know more about this product, please let me know. Thanks.

-Brajesh
Reply with quote Reply Useful (1) Useless (0)
EETimes India : How to optimise power for battery-less BLE beacons
Reply:Suggestions for substrate modelling tools Posted:  2009-03-20 03:04
 

Author:News Team

Points:  11745

Send Message

Hi Singularity,
You can read about how to eliminate substrate coupling in mixed-signal chips from this article in The File on EDA.
Hope you like it.
News Team edited at 2009-03-20
Reply with quote Reply Useful (0) Useless (0)
EETimes India : 3D printing method allows rapid PCB prototyping
Reply: Suggestions for substrate modelling tools Posted:  2010-01-12 07:06
 

Author:michealhusee

Points:  5

Send Message

The message below quotes News Team's post.

Hi Singularity,
You can read about how to eliminate substrate coupling in mixed-signal chips from this article in The File on EDA.
Hope you like it.

I like your post its quite informative and i love to visit you again as you have done a wonderful job. i love to bookmark this site and would send it to other friends to read it and visit it to get upto date and quite interesting information chicago mortgage loans, i like the way you are working,keep it up, i will be here again as i get some time from los angeles mortgage loans services because they make me little busy, but i would love to stuck here again houston mortgage loans. Thanks for sharing nice information with us.

michealhusee edited at 2010-01-12
Reply with quote Reply Useful (0) Useless (0)
EETimes India : Telco concept digitises living cell data on microfluidic chip
Reply: Suggestions for substrate modelling tools Posted:  2010-08-06
 

Author:Visitor null

Coupling Wave Solutions
ApacheDA
Teklatech
TCAD(Synopsys ISE)
Reply with quote Reply Useful (0) Useless (0)
EETimes India : Worldwide Si wafer Q1 shipments climb 1.3% QoQ
bio sensor modeling Posted:  2011-01-26
 

Author:priyabrata

Points:  5

Send Message

can we fabricate bio sensor with low cost fabrication material on iii-v elements
Reply with quote Reply Useful (0) Useless (0)
EETimes India : Fireflies light path towards efficient OLEDs
Reply: Suggestions for substrate modelling tools Posted:  2011-03-01 12:52
 

Author:potash

Points:  15

Send Message

I'm really enjoying reading your well written articles. I spent many efforts and time to update the blog. I'm taking a mark and look forward to reading new articles. Please keep the good articles!
642-631 1Y0-A08 F50-531 HP0-J39
potash edited at 2011-03-01
Reply with quote Reply Useful (0) Useless (0)
EETimes India : NXP looks to a robust quarter as Freescale-buy buoys sales
Reply: Suggestions for substrate modelling tools Posted:  2011-03-01 12:54
 

Author:potash

Points:  15

Send Message

The site is informative and contains useful content for visitors. Got good jobs as well. I'll bookmark this site for future viewing. Thanks for sharing.

potash edited at 2011-03-01
Reply with quote Reply Useful (0) Useless (0)


Previous thread    Learn more about Verif...
IEEE standardizing low...    Next thread  

Quick Reply
*  Nickname: Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*  Message title:
*  Comment:
*  Enter verification code::
The engineering community needs are best served with a professional environment at eeForums. And we need your help in ensuring eeForums best serves your needs. Please report offensive or irrelevant messages/replies by clicking here. Thank you for your help and participation!
Return to EDA
The views and opinions shared on eeForums and eeBlogs are those held by users of the web site and do not represent those of EE Times - India. EE Times - India is not liable or responsible for any defects, deficiencies, errors, omissions or inaccuracies in any information, data or other content (whether provided or offered therein or in or through eeForums and eeBlogs).
To earn more points
  • Post a new thread +10 points
  • Reply a post+5 points
  • Section master mark the post is good +5 points
  • Section master mark the post is better +10 points
  • Section master mark the post is best +20 points
  • Got every 5 positive Post Vote ("Useful") +1 points
  • Got every 5 Post Negative Vote("Useless") -1 points
  • Section master mark the post is bad -5 points
  • Section master mark the post is worse -10 points
  • Section master mark the post is worst -20 points
CONTACT US TO OWN A BLOGNew!  

Have Your Say!

Got something to say? Why not share itwith other engineers?

CONTACT US TO OWN ONE!

SEE WHAT OTHERS HAVE SAID?

Happening Now...

Pulse of the industry

eeForum homepage

 
Back to Top