Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Automotive-grade MIPI DPHY IP core targets 40nm process

Posted: 29 Sep 2015     Print Version  Bookmark and Share

Keywords:Arasan Chip Systems  MIPI DPHY IP  CSI-2  DSI  electric vehicle 

Arasan Chip Systems has unleashed the MIPI DPHY IP core qualified for extreme automobile operating conditions using the 40nm process nodes from Global Foundries and additional silicon foundry providers.

The MIPI D-PHY analogue transceiver IP core is fully compliant to the D-PHY specification version 1.1. It supports the MIPI Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols. It is a Universal PHY that can be configured as a transmitter, receiver or transceiver.

GF40nm Global Foundries Automotive Grade 1 Qualified provides: AECQ-100 (Rev G) High Rel Specs for Automotive; temperature range of -40°C to 135°C; HTOL test at 150°C; and layout compliant to stringent DFM requirements for automotive grade 1.

Optimised transistor libraries qualified for automotive grade 1 are available for 40nm process nodes from additional silicon foundries.

Electric vehicles and autonomous driving require provide enhanced displays for infotainment, parking and backing up. Future models will fully embrace automatic driver assistance systems (ADAS) requiring more cameras for collision avoidance, distracted driver alerts, etc. and will have high video bandwidth requirements.

The D-PHY IP solution in GF40nm is available and includes a full PPI digital interface in RTL, the analogue GDSII database with all deliverables for layout integration.





Comment on "Automotive-grade MIPI DPHY IP core t..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top