Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Manufacturing/Packaging
 
 
Manufacturing/Packaging  

GaAs to replace silicon in future IC designs

Posted: 15 Sep 2014     Print Version  Bookmark and Share

Keywords:gallium arsenide  silicon  IC  Moore's Law 

Most III-V elements, including indium (In), gallium (Ga), arsenide (As), and phosphorous (P) have much higher electron mobility than silicon, but have special fabrication problems that have prevented them from already taking over silicon—namely, the lack of enhancement devices for digital circuits and of the p-channel transistor for complementary design. However, POET has found a way to grow successive layers of InGaAs on GaAs wafers, each with a little more indium, until they achieve a substrate on which both n-type and p-type transistors can be fabricated.

The p-types could ultimately achieve about a 1900 cm2/(V·s) hole mobility in the strained InGaAs quantum well, which is not as high a figure as the n-types, which achieve 8500 cm2/ (V·s). Both are higher than silicon, at 1200 cm2/ (V·s). POET has high hopes that it can eventually boost the n-types to greater than 12,000 in order to realise extremely high digital logic rates with complementary HFETs.

History

Taylor had moved on to the University of Connecticut for several years before the Bell Labs patents expired on III-V chips. It was there that he resurrected the Bell Labs work, but transformed it from a single n-channel-only electrical/optical (EO) technology into a dual-channel electrical/optical technology aimed at extending Moore's Law indefinitely well into the future for complementary electrical/optical circuits. He renamed the technology Planar Opto Electronic Technology (POET). The University of Connecticut is now assigned the patents, with POET its exclusive licencee.

"Our planar electronic technology—called PET—is a major advance over previous GaAs technologies based on NMOS-like circuit structures, because we have integratable in-plane optical and electrical devices that are complementary—so you can do CMOS," Daniel DeSimone, chief technical officer told EE Times.

The channels of POET's transistors are InGaAs, which theoretically could reach 40,000 cm2/ (V·s) if the gallium was reduced to zero (pure bulk InAs). That however is not achievable, according to POET, although it is getting as close as it can. Thus far channels of 53 per cent indium have been achieved and the company believes that 80 per cent indium is ultimately possible.

"We achieved these results by changing the lattice constant in a unique metamorphic way that fools nature," Taylor told EE Times. "First we start with GaAs substrate, then we layer on top of that one micron strained layers of InGaAs over and over until we reach a layer that has natural quantum wells corresponding to the lattice constant of InP. It's all a question of the compositional control enabled by MBE [Molecular-beam epitaxy]."

POET has a deal with a third-party foundry to demonstrate a 100nm process later this year and a 40nm process by 2015. Those figures sound like they are behind silicon, which is already down to 20nm and, at Intel, down to 14nm. But POET argues that the comparison is not fair. Instead its 40nm process should be compared to 14 and 10nm in silicon.

"Our 40nm GaAs compares to silicon 3 nodes ahead in speed and 4 nodes in power, with comparable integration density," DeSimone told EE Times. "Thus 40nm GaAs compares to 14nm in speed and 10nm in power."

- R. Colin Johnson
  EE Times


 First Page Previous Page 1 • 2



Comment on "GaAs to replace silicon in future IC..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top