Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Video image stabilisation IP core boosts display

Posted: 15 Feb 2013     Print Version  Bookmark and Share

Keywords:video  image stabilisation  IP 

RFEL's video image stabilisation IP core optimises the power of Xilinx' Zynq-7000 all programmable SoCs and helps to improve the display to the end-user and reduce work-load. Stabilisation is performed in real-time and entirely digitally, with the algorithm compensating for unwanted roll and horizontal and vertical shifts of a scene, according to the company.

The IP core can be configured to be highly resource efficient and very low power if required.

While current electronic image stabilisation approaches use prominent image features to generate frame-to-frame flow vectors, and relatively simple processing in order to achieve sufficient throughput performance, RFEL's approach is to process image frames on a tiled basis in the spatial frequency domain. This allows the IP Core to process all of the scene information and gives a far more robust and accurate stabilisation solution.

RFEL's new Stabilisation IP Core is a high-performance video processing system that can readily support high input resolutions and frame rates, while maintaining low latency and power consumption.

The algorithm implemented within the IP core stabilises images subjected to two-dimensional translations and rotations, from both static and moving platforms. The stabilisation function provides real-time correction at frame-rates of up to 150Hz for various imaging devices, or for resolutions of up to 1080p including both daylight and infrared cameras. For example, a 1080p colour camera operating at 8 bits and with a frame-rate of 60Hz, necessitates operation with an input data rate of about 1Gbit/s. The accuracy of image stabilisation, achieved when tested using a very diverse and demanding range of evaluation video data, has been shown to be better than ±1 pixels, even when subjected to random frame-to frame displacements of up to ±25 pixels in the x and y directions and with a frame-to-frame rotational variation of up to ±5°. The image stabilisation IP-core is designed to work on all suitable major FPGA vendors' devices, although additional performance is available for Xilinx Zynq-7000 SoC devices only.





Comment on "Video image stabilisation IP core bo..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top