Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Cadence offers NVMe IP sub-system for SSD apps

Posted: 17 May 2012     Print Version  Bookmark and Share

Keywords:IP  interface  SSD 

Cadence Design Systems Inc. launches an IP sub-system for the development of SoCs supporting the NVM Express 1.0c standard interface technology used in solid-state drives (SSD).

The solution includes Cadence Design IP for NVM Express controller and Cadence Design IP for NVM Express sub-system. The sub-system is said to be the industry's first to feature fully-integrated component IP, including the NVM Express Controller, firmware, and the corresponding NVMe and PCIe models from the Cadence Verification IP Catalogue. This high level of integration enables easy implementation of NVM Express in SoC designs, said Cadence.

NVM Express is a specification that will speed the broader adoption of PCI Express-based SSDs by improving performance and reducing power consumption and latency compared to existing SATA/SAS interfaces or proprietary PCI Express implementations. The NVM Express specification defines the register interface, command set, and feature set to provide a scalable interface for PCI Express-based SSDs.

"Our studies find that PCI Express is poised to become the preferred embodiment of NAND in the enterprise, and this will lead to expanding adoption of the NVM Express protocol," said Jim Handy, director, Objective Analysis. "Today several vendors produce PCI Express SSDs based on an SSD array architecture, but over time we expect these to yield to faster designs that remove the intervening step and allow NAND flash to communicate directly using an NVM Express interface, as supported by the Cadence suite."

"Cadence combined our expertise in interface IP, analogue/mixed signal technologies, and system verification to offer customers a complete and full-featured NVM Express interface sub-system," said Martin Lund, senior vice president, Research and Development, SoC Realisation Group, Cadence. "Without this sub-system approach, SoC designers would need to source their interface component IP separately and drive integration on their own, often increasing their design risk and overall development time for new SoCs."

The controller used in the Cadence NVM Express solution supports advanced command management, data tiering and hardware command acceleration. The IP is highly configurable, allowing it to target the broad scope of applications possible with NVM Express. The included driver firmware offers an easy interface to the system firmware. The solution also includes a verification and test environment spanning from the PCI Express interface to the internal bus fabric.

Cadence offers a design methodology that uses the Cadence Virtual System Platform, NVM Express and PCI Express verifications models, Cadence Incisive Software extensions and flash memory models to accelerate the design and integration of the Cadence NVM Express IP solution. These components provide a scalable verification and test platform for system-level software and hardware development and testing.





Comment on "Cadence offers NVMe IP sub-system fo..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top