Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Employ modelling for power integrity simulation in 3D-IC design

Posted: 07 May 2012     Print Version  Bookmark and Share

Keywords:3D-IC  through-silicon-vias  concurrent analysis  multi-die 

The process of designing reliable three-dimensional (3D) system-on-chips (SoCs) is exceptionally complex and critical for the next level of integration in silicon design. In 3D integrated circuit (3D-IC) vertical stacked-die architecture, individual die are connected directly by Through-Silicon-Vias (TSVs) and micro-bumps. Simulation of 3D-ICs for power integrity needs to model the 3D structure, including all the ICs and their TSV interconnects.

Some challenges include modelling and integrating third-party application SoCs or memories into the current design framework and performing a complete analysis. This article outlines an approach for concurrent analysis of the 3D-IC power grid, as well as a chip model-based analysis, and how analysis based on a chip macro-model can yield the same results as concurrent full-chip analysis, resulting in significant runtime benefits.

Figure 1: Various 3D stack configurations.

Multi-die system analysis
Power grid analysis of SoCs is a well-addressed problem that includes board and package parasitic components appended to the SoCs power delivery network (PDN). Growing integration requirements now call for 3D systems involving integration of multiple silicon die stacked inside a single package and interconnected between each other by TSV technology. The design of 3D SoC systems also requires the implementation of power distribution networks across the die.

The challenge for analysis lies in creating an integrated network extracted from multiple physical structures across the third dimension. Creating a standard modelling interface allowing seamless integration of these structures is equally critical since the die may be provided by multiple vendors who may not share their layout details, so the modelling approach and the interface definition become very critical. By using an existing chip power model solution for 3D SoC power grid elements that addresses these challenges, a modelling approach can still retain the accuracy of both static and dynamic analysis.

There are two key points for multi-die system analysis to consider. First, concurrent extraction significantly increases the capacity requirements for power grid extraction, assuming the layout for each SoC forming part of the 3D system is available for analysis. Second, a model-based approach should capture current signatures at entry and exit points as in the case of an exact scenario, to enable accurate analysis. Analysis accuracy should also be valid for both static and dynamic IR analysis.

Figure 2: Power flow in a 3D SoC system.

In the 3D power flow diagram, a power analysis methodology requires an overall integration approach pertaining to layout details of power networks for multiple die (figure 2). Individual layout details for the SoC are captured as standard LEF/DEF formats. The TSV is a 3D structure, so its construction related details cannot be represented in a 2D format. For IR analysis, a simple lumped parasitic model can be deployed.

1 • 2 • 3 Next Page Last Page



Comment on "Employ modelling for power integrity..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top