Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

FFT core runs on Xilinx Virtex-6 FPGAs

Posted: 15 Sep 2011     Print Version  Bookmark and Share

Keywords:FPGA  Fast Fourier Transform  Virtex-6 

RF Engines Ltd (RFEL) launches a Pipeline Fast Fourier Transform (PFFT) core that delivers 52GS/s for a 2048 point FFT implemented on a Xilinx Virtex-6 FPGA device. The Hyperspeed Plus targets applications that require very high sampling rate such as wideband surveillance and test instrumentation.

According to the company, when coupled with the latest ADCs, the HyperSpeed FFT is capable of analysing tens of gigahertz of bandwidth continuously in real-time.

The latest HyperSpeed FFT is engineered to run on Xilinx FPGAs, with lengths from 32-128K point and with longer lengths available by request. Bit-widths and internal memory partitioning are fully adjustable to meet a customer's requirements using the minimum amount of silicon resources. All this is supported by a fully bit-accurate Matlab model that is used to verify operation and tune performance, RFEL stated.

The HyperSpeed Plus cores are available for licence in net list form as a component ready to be integrated into a customer's own IP, or as part of an integrated design solution from RFEL. In both cases, the cores are supplied with both VHDL and Matlab models and associated test environments. Costs vary by the number of points and the performance-throughput requirements, but typically range from Rs.4.48 lakh ($10,000)–Rs.13.45 lakh ($30,000).





Comment on "FFT core runs on Xilinx Virtex-6 FPG..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top