Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Controls/MCUs
 
 
Controls/MCUs  

Intel MIC targets exascale performance

Posted: 24 Jun 2011     Print Version  Bookmark and Share

Keywords:supercomputer  innovation  advancement  component 

Intel Corp. outlined the company's vision to achieve ExaFLOP/s performance by the end of this decade at the International Supercomputing Conference (ISC). According to Kirk Skaugen, Intel Corp. vice president and general manager of the Data Centre Group, reaching exascale levels of performance in the future will not only require the combined efforts of industry and governments, but also approaches being pioneered by the Intel Many Integrated Core (Intel MIC) architecture.

An ExaFLOP/s is quintillion computer operations per second, hundreds times more than today's fastest supercomputers. Managing the explosive growth in the amount of data shared across the Internet, finding solutions to climate change, managing the growing costs of accessing resources such as oil and gas, and a multitude of other challenges require increased amounts of computing resources that only increasingly high-performing supercomputers can address.

"While Intel Xeon processors are the clear architecture of choice for the current TOP500 list of supercomputers, Intel is further expanding its focus on high-performance computing by enabling the industry for the next frontier with our Many Integrated Core architecture for petascale and future exascale workloads," said Skaugen. "Intel is uniquely equipped with unparalleled manufacturing technologies, new architecture innovations and a familiar software programming environment that will bring us closer to this exciting exascale goal."

Paving the Way to Exaflop Performance
Intel's relentless pursuit of Moore's Law—doubling the transistor density on microprocessors roughly every two years to increase functionality and performance while decreasing costs—combined with an innovative, highly efficient software programming model and extreme system scalability were noted by Skaugen as key ingredients for crossing the threshold of petascale computing into a new era of exascale computing. With this increase in performance, though, comes a significant increase in power consumption.

"As an example, for today's fastest supercomputer in China, the Tianhe-1A, to achieve exascale performance, it would require more than 1.6 GW of power—an amount large enough to supply electricity to 2 million [20 lakh] homes—thus presenting an energy efficiency challenge," Skaugen said.

To address this challenge, Intel and European researchers have established three European labs with three main goals: to create a sustained partner presence in Europe; take advantage of the growing relevance of European high-performance computing (HPC) research; and exponentially grow capabilities in computational science, engineering and strategic computing. One of the technical goals of these labs is to create simulation applications that begin to address the energy efficiency challenges of moving to exascale performance.


1 • 2 Next Page Last Page



Comment on "Intel MIC targets exascale performan..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top