Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Memory/Storage
 
 
Memory/Storage  

New memory tech enables power-proportional computing

Posted: 25 Jan 2011     Print Version  Bookmark and Share

Keywords:double-floating-gate FET  universal memory technology  DRAM 

Researchers at North Carolina University have developed a single "universal" memory technology, which uses a double floating-gate FET and enables computers to power down memories not currently being accessed.

The new memory technology, while uniting DRAM's speed with flash memory's non-volatility and density, drastically cuts the energy consumed by computers of all types, from mobile and desktop computers to server farms and data centres, the researchers say.

"Memories made using our new double floating-gate structure should be about as fast as DRAM—and will need to be refreshed as often—but their densities will be about the same as flash," said EE professor Paul Franzon at NC State.

The double floating-gates use direct tunnelling when storing charge to represent bits—instead of hot electron injection like flash—thus enabling operation at lower voltages. The first floating-gate in the stack is leaky, thus requiring refreshing about as often as DRAM (16ms). But by increasing the voltage its data value can be transferred to the second floating-gate, which acts more like a traditional flash memory, offering long-term non-volatile storage.

In operation, computers using the double floating-gate FETs for their main memory can operate normally until they become idle, at which time their data values can be transferred to the second gate in order to power down the memory chip. Then when the stored values need to be accessed again by the computer, the second gate quickly transfers their stored charge back to the first gate and normal operations can resume.

"We believe our new memory device will enable power-proportional computing, by allowing memory to be turned off during periods of low use without affecting performance," said Franzon.

So far the researchers have only built the gate structures in their new FET design and are currently performing cycling testing to make sure that memories stored and retrieved from the floating gates do not cause fatigue that could eventually wear out the devices. Flash, for instance, uses voltages so high during hot-carrier injection that devices can only survive about 10,000 read/write cycles. Double floating-gate FETs use lower voltages, but only cycling testing can determine whether the devices experience excessive fatigue.

If the test devices pass cycle testing, then the researchers' next step will be to fabricate real semiconductor memories out of them—a task the researchers hope to perform by next year. Also working on the project was Neil Spigna, a research assistant professor at NC State and doctoral candidates Daniel Schinke and Mihir Shiveshwarkar. Funding was provided by the National Science Foundation.

R. Colin Johnson
EE Times

Find related content:
  - company/industry news
  - new products





Comment on "New memory tech enables power-propor..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top