Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > RF/Microwave
 
 
RF/Microwave  

Virtex-6 FPGAs enable faster PEPS-2 ASSP platform

Posted: 22 Nov 2010     Print Version  Bookmark and Share

Keywords:ASSP  prototyping  platform  FPGAs 

ST-Ericsson Corp. claims that its upcoming PEPS-2 system protyping platform based on Xilinx Inc's Virtex-6 FPGAs will allow customers to develop larger and more complex ASSP platforms at faster speeds and lower power.

Xilinx system enables quick ASSP prototyping designs and jumpstart software development. The new platform for emulation, prototyping and software development will include up to six high performance Virtex-6 FPGAs and will allow software development prior to ASSP silicon availability. ST-Ericsson deployed its first generation PEPS system, which included six Virtex-4 FPGAs, to develop its highly acclaimed U8500 Smartphone Platform.

The upcoming PEPS-2 system will allow customers to develop larger and more complex ASSP platforms and run the system faster, with much lower power, due to the Virtex-6 FPGAs.

Find related content:
  - company/industry news
  - new products
  - technical papers
  - application notes





Comment on "Virtex-6 FPGAs enable faster PEPS-2 ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top