Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Embedded
 
 
Embedded  

Mentor Graphics provides memory test soln for ARM cores

Posted: 09 Nov 2010     Print Version  Bookmark and Share

Keywords:memory  test  embedded  processor cores 

Mentor Graphics Corp.'s Tessent memory test and repair solution now supports ARM's memory BIST bus and interface that provides external access to all memories contained within the processor core.

"The requirements for embedded memories are increasing as design complexity and demand for feature rich functionality grow," said Simon Segars, executive VP and general manager, ARM physical IP division. "An effective memory test and repair solution is critical to ensuring high quality levels and maximum product yield."

In order to maximise performance, ARM now includes an optimised memory BIST bus and interface that provides external access to all memories contained within the processor core. This integrated feature enables normally intrusive memory BIST IP to be placed outside the core, removing any impact to processor performance. Mentor's recently introduced Tessent memory BIST and self-repair solution has been enhanced to fully support this interface. The Tessent MemoryBIST product automatically configures, generates and integrates memory BIST and self-repair IP that operates with an ARM processor core's specific bus and embedded memories.

The Tessent solution also supports ARM memory compiler features. ARM has developed the capability to generate a complete Tessent memory view for memory instances generated by their compilers supporting TSMC 40nm and Common Platform 32/28nm processes. This interoperability enables a fully automated flow for adding Tessent test and repair functionality to ARM embedded memories contained anywhere within a design or processor core.

"With the huge complexity involved in testing the latest processor-based SoCs, designers need as much automation as possible to ensure that testing does not become the bottleneck in getting new designs to market," said Joseph Sawicki, VP and general manager for the design-to-silicon division at Mentor Graphics. "At the same time, they cannot afford to skimp on the quality of test. This integration between Tessent and ARM technologies gives customers what they need to deliver the most advanced, defect-free IC products to market in a timely manner."

Find related content:
  - company/industry news
  - new products
  - technical papers
  - application notes





Comment on "Mentor Graphics provides memory test..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top