Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Design software integrates board management functions

Posted: 04 Nov 2010     Print Version  Bookmark and Share

Keywords:board management  power  digital design  Platform Manager device 

Lattice Semiconductor releases the PAC-Designer design software version 6.0 that enables analogue and board designers to integrate a circuit board's power management and digital board management functions into the newly announced Platform Manager device family.

With PAC-Designer 6.0, designers can use a simple, easy to learn, push-button design methodology to implement designs into the FPGA portion of the Platform Manager devices. Three new IP cores, which provide correct-by-construction application solutions, have also been announced.

Simultaneously, Lattice is announcing the new ispLEVER 8.1 SP1 Starter software, which also supports the digital design portion of Platform Manager devices. This capability can be used for more complex digital designs targeted to the FPGA section of the Platform Manager device.

"PAC-Designer software's point and click, intuitive, error-free syntax LogiBuilder utility has revolutionized power management design methodology for integrating various power management functions into a single chip," said Gordon Hands, director of marketing for Lattice Low density and Mixed Signal Solutions. "Now this same design methodology can also be used to integrate digital board management functions into the Platform Manager's FPGA."

Platform manager devices provide programmable analogue, CPLD, and FPGA blocks to integrate a circuit board's power management and digital management functions. The PAC-Designer 6.0 software provides a GUI-based design methodology for analogue engineers using intuitive dialogue boxes to configure analogue sections; the LogiBuilder design methodology to integrate power management functions into the on-chip CPLD; and the LogiBuilder or VHDL or Verilog design methodology to integrate digital board management functions into the FPGA section of the Platform Manager devices.

The PAC-Designer 6.0 software also provides three free correct-by-construction IP cores to implement functions such as closed-loop margining with Voltage ID (VID) Support, I2C/SPI slave interface and non-volatile fault logging into external SPI memory. Digital designers can also use ispLEVER 8.1 software to integrate other board management functions into the on-chip FPGA section using standard digital design methods.

Lattice's PAC-Designer software and companion ispLEVER Starter for Windows are available now for free download from the Lattice website.

The Lattice Platform Manager family

The Platform Manager product family consists of two devices, the LPTM10-1247 and LPTM10-12107. The LPTM10-1247 device can monitor 12 voltage rails and supports 47 combined digital inputs and digital outputs, while the LPTM10-12107 monitors up to 12 voltage rails and supports 107 combined digital inputs and digital outputs.

Functionally, these devices include both a power management section and a digital board management section. The power management section consists of a programmable threshold, precision differential input comparator block with an accuracy of 0.7 per cent, a 48-macrocell CPLD, programmable hardware timers, a 10bit analogue to digital converter and a trim block for the trimming and margining of supplies. The digital board management section consists of a 640-LUT FPGA and programmable logic interface I/O.

- Clive Maxfield
  EE Times





Comment on "Design software integrates board man..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top