Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Place and route system offers MCMM design closure

Posted: 26 Oct 2010     Print Version  Bookmark and Share

Keywords:MCMM  GPU  place and route system  design closure 

Nvidia Corp. adopts Mentor Graphics' Olympus SoC place and route system for its high performance graphics processors that boasts of reduced time-to-market with improved result quality offering advanced design closure capabilities.

Mentor claimed that its Olympus-SoC place and route system addresses the performance, capacity, time-to-market, and variability challenges of advanced digital IC physical design. It optimises IC designs for variations in lithography, process corners, and design modes to deliver the best quality of results for timing, power, signal integrity and die size.

Product features include the patented Multi-Corner–Multi-Mode (MCMM) optimisation during all design steps; fast routing with full 65nm and 45nm rule support; sign-off quality timing analysis and optimisation; extremely fast and accurate, on-the-fly parasitic extraction; floorplanning, rapid design feasibility and constraint debugging; CTS-aware standard cell and macro placement; industry's first MCMM CTS for robust, low-power clock trees; MCMM SI to concurrently compute delay shift and glitch for any number of mode/corner scenarios in a single pass; advanced physical synthesis with built-in OCV and CPPR; and it handles multi-million gate designs hierarchical or flat with faster runtimes.

- Anne-Francoise Pele
EE Times





Comment on "Place and route system offers MCMM d..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top