Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Optimizing IP integration

Posted: 12 Aug 2010     Print Version  Bookmark and Share

Keywords:SoC design  IP integration  design process 

Over the last decade, a fundamental shift has occurred in SoC design. This shift has largely gone unnoticed and has introduced significant unnecessary costs and inefficiencies into the design process—costs that must be eliminated if SoC design is to remain viable for a wide range of companies.

In the past, most of the design effort in SoC was centered on creating unique new logic that differentiated the design from other designs available. It has been this understanding of SoC design that drove the evolution of design tools and technologies over the past decade—the focus on new logic creation.

Fast-forward to today and we find a very different situation, with SoCs that contain large amounts of internal and third-party intellectual property (IP) integrated into complex systems. With this change, much of the design effort is now spent on integration, verification, and software development, with little in the way of tools and technologies to automate this integration.

View the PDF document for more information.





Comment on "Optimizing IP integration"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top