Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Embedded
 
 
Embedded  

IC compiler speeds up MCMM scenario processing

Posted: 14 May 2010     Print Version  Bookmark and Share

Keywords:MCMM  IC compiler  design technology 

Synopsys, Inc. releases IC Compiler 2010.03, a physical implementation solution that offers performance improvements across the board. It delivers up to 2.5X faster performance on multi-corner/multi-mode (MCMM) designs, and enhanced in-design technology for faster design closure. IC Compiler's in-design technology helps prevent late-stage surprises by enabling signoff-accurate static timing analysis, rail analysis and physical verification during design. The new software release has production support for all known 28/32-nm design rules for major foundries, with several customer tape-outs underway.

"We are a market leader in high-performance, multi-core processors for networking, wireless, storage and video markets," said Anil Jain, corporate VP of IC engineering at Cavium Networks. "Signoff correlation and turnaround times are very important aspects for physical implementation. Early results show that IC Compiler 2010.03 is delivering more than 3X faster runtimes compared to our previous tape-out flow. Improvements like this drove our decision to make IC Compiler our physical implementation standard."

IC Compiler 2010.03 offers performance improvements across the board. It provides 2X faster time to initial floorplan creation and on-demand loading, which offers 2X to 3X faster time to final floorplan creation. IC Compiler 2010.03 also includes 2X faster pre-route feasibility engines and generates interactive reports that help significantly reduce iterative cycles during early stages of design. Faster MCMM scenario processing, core engine improvements and multi-mode clock tree synthesis deliver faster timing convergence.

Traditional implement-then-verify approaches result in lengthy design iterations due to late-stage surprises. IC Compiler's In-Design technology dramatically reduces such iterations by enabling signoff accurate analysis and physical verification during design. In-Design enhancements in the 2010.03 release include dynamic rail analysis with PrimeRail and DRC auto fixing with IC Validator. The 2010.03 release introduces a new leakage optimisation engine capable of handling more than 20 leakage variants. This is achieved by using In-Design technology with PrimeTime to deliver considerable leakage reduction while preserving signoff timing. This capability, combined with advances in post-route leakage optimisation and MCMM leakage scenario optimisation, enables IC Compiler 2010.03 to deliver double the leakage savings in half the time.

"Customers like Cavium continue to push design complexity and schedule," said Antun Domic, senior VP and general manager, Synopsys Implementation Group. "With the latest release of IC Compiler, we have delivered significant technology innovations to provide differentiated results. This release marks an important milestone in our collaboration with Cavium to enable a substantial reduction in turnaround times."

IC Compiler 2010.03 is available today and includes a quad-core licence enabling multi-core processing as a standard feature.





Comment on "IC compiler speeds up MCMM scenario ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top