Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Processors/DSPs
 
 
Processors/DSPs  

Enabling power, cost efficiency in ECUs

Posted: 22 Jul 2009     Print Version  Bookmark and Share

Keywords:cost efficiency ECU  power efficiency  power management 

New SoC designs are needed to integrate more logic and analogue features to lower system cost. Freescale Semiconductor's approach for the automotive market is to integrate a single silicon chip that includes a full system: multi-core, SRAM, flash and analogue IP components, including the power management system.

The Freescale 32bit automotive MCU products are now moving into their fifth generation. In an effort to make electronics more affordable and power-efficient, new MCU generations have been moving to smaller transistor geometry. At the same time, fuel efficiency and low emission constraints have led to increased requirements on sensor speed and accuracy, computational power and code complexity, so the total device area seemingly stays the same.

While the amount of digital circuitry increases exponentially, the analogue portions of the SoC become a larger impact to the complete device area. This represents both a risk and an opportunity for area efficient smart analogue IPs. The current generation of Freescale MCUs, operating in harsh environments up to 150C, integrates a new power management controller (PMC). Major challenges in IP design and system integration will be discussed in next sections.

View the PDF document for more information.





Comment on "Enabling power, cost efficiency in E..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top