Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Interface
 
 
Interface  

Implement QDRII+ and QDRII SRAM interfaces in FPGAs

Posted: 17 Feb 2009     Print Version  Bookmark and Share

Keywords:QDRII SRAM  Stratix III  buffer memory 

According to Altera, QDRII+ and the QDRII SRAM devices are suited for bandwidth-intensive and low-latency applications such as controller buffer memory, look-up tables, and linked lists. QDRII+ and QDRII SRAM memory architecture features separate read and write ports operating twice per clock cycle to deliver a total of four data transfers per cycle.

Stratix III and Stratix IV I/Os are designed to support double-data rate external memory standards such as the QDRII+ and QDRII SRAM. Combined with the a self-calibrating physical interface, the ALTMEMPHY megafunction, Stratix III and Stratix IV devices deliver performance of up to 400 MHz or 1.6Gbps on top and bottom I/O banks. This application note lists the maximum clock rate support for Stratix III devices interfacing with QDRII+ and QDRII SRAM devices.

View the PDF document for more information.





Comment on "Implement QDRII+ and QDRII SRAM ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top