Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Build OCP verification components

Posted: 16 Feb 2009     Print Version  Bookmark and Share

Keywords:verification  Open Core Protocol  OVM 

Architecting effective verification components for something as flexible as the Open Core Protocol entails a detailed understanding not only of the corresponding specification, but also the environments and methodology in which the verification component will be used. This article demonstrates how two key aspects of OCP—profiles and transactions—were adopted as fundamental building blocks for the architecture of a verification component targeted at constrained-random validation of OCP components and systems.

The article uses the Verilab OCP uVC as an example. The Verilab OCP uVC is a mixed language OCP compliant verification component that supports a major subset of Open Core Protocol Specification 2.2. The OCP uVC is implemented using SystemVerilog and e verification languages and is compliant with both the Open Verification Methodology (OVM) and e Reuse Methodology (eRM). The verification component can be used in SystemVerilog only applications without the Specman layer (or licence), or it can be used in Specman-based verification environments as a regular eVC.

View the PDF document for more information.





Comment on "Build OCP verification components"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top