Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Boost functional verification with SLEC

Posted: 09 Feb 2009     Print Version  Bookmark and Share

Keywords:register transfer level  Sequential Logic Equivalence Checking  System C 

Design teams commonly use system models for verification. System models have many advantages over register transfer level (RTL) code for verification, notably, because of their ease of development and runtime performance. The ability to leverage the system-level verification to create functionally correct RTL code has challenged many design teams until now. A methodology known as Sequential Logic Equivalence Checking (SLEC) has the capability to formally verify RTL implementations against a specification written in C/C++ or System C.

This article will describe the system-level design flow of a commercial graphics processing chip. In this flow, system models have been developed to validate the arithmetic computation of video instructions and then used to verify the RTL implementation using the SLEC methodology.

View the PDF document for more information.





Comment on "Boost functional verification with S..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top