Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Embedded
 
 
Embedded  

Mentor announces TLM 2.0 design flow

Posted: 22 Jan 2009     Print Version  Bookmark and Share

Keywords:transaction-level modelling  scalable design  ESL design  Open SystemC 

Mentor Graphics Corp. has announced a scalable design methodology based on transaction-level modelling (TLM) that, according to the EDA vendor, allows a single model to be taken from design concept to implementation.

Mentor's Vista family of ESL design tools are structured to support an efficient "layered" modelling based on the Open SystemC Initiative's recently announced SystemC TLM Standard (TLM-2.0), the company said.

Mentor also announced an automated flow between the Catapult C synthesis tool and Vista offering a TLM wrapper generation flow, which now supports TLM-2.0 compatible models. The Catapult-Vista TLM-2.0 model generation flow bridges the gap between hardware design and system-level modelling by providing a link between the Catapult C Synthesis tool untimed ANSI C++ source and the Vista SystemC scalable design and simulation environment, according to the company.

"By providing our customers with the Vista 'single-model' Scalable Design Methodology, we hope to encourage wider industry adoption of the TLM-2.0 standard," said Simon Bloch, VP and general manager of Mentor's design and synthesis division, in a statement.

- EE Times





Comment on "Mentor announces TLM 2.0 design flow"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top