Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Offset low on-chip ESD protection with off-chip solutions

Posted: 19 Nov 2008     Print Version  Bookmark and Share

Keywords:ESD 

Tomorrow's electronic products need more robust off-chip ESD protection to provide the current level of system protection. This article presents considerations in implementing a solution for ESD protection, and stresses the importance of choosing the right devices and following key design principles.

View the PDF document for more information.





Comment on "Offset low on-chip ESD protection wi..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top