Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Processors/DSPs
 
 
Processors/DSPs  

Multi-core SoCs challenge interconnects

Posted: 03 Nov 2008     Print Version  Bookmark and Share

Keywords:interconnect  multi-core  SoC  Ethernet 

System-on-chip (SoC) devices have reduced the boundaries between individual components and the system architectures they implement. Where once a board held one complete computing system, today many such systems are present on a single device.

Multi-core SoCs have rearranged the boundaries among silicon devices, boards and sub-systems. The trend has led to significant changes in chip-to-chip and board-to-board interconnect requirements. This article asks, "Are existing standards-based interconnects ready for this transition?"

This paper discusses how interconnect protocols like Ethernet, PCI Express (PCIe) and RapidIO apply to multi-core devices.

View the PDF document for more information.





Comment on "Multi-core SoCs challenge interconne..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top