Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

How to achieve fast timing closure on FPGA designs

Posted: 01 Mar 2006     Print Version  Bookmark and Share

Keywords:FPGA design  physical synthesis  timing closure 

The article discusses the difficulties of implementing physical synthesis for FPGAs by contrasting FPGA with ASIC technologies. The benefits of physical synthesis are shown in the context of understanding the limits of conventional synthesis when applied to an FPGA design. Pushbutton synthesis verses design planning is also discussed.

View the PDF document for more information.





Comment on "How to achieve fast timing closure o..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top