Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Verification challenges of embedded memory devices

Posted: 14 Aug 2006     Print Version  Bookmark and Share

Keywords:verification  embedded memory 

Embedded memory designers face an uphill task in design with several areas that are outside their realm of control. Escalating mask design complexity and cost severely limit design iterations. Newer methodologies will need to be adopted to streamline the design cycle. However, there are exciting developments on the embedded memory design simulation and verification front.

View the PDF document for more information.





Comment on "Verification challenges of embedded ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top