Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Speed design capture using spreadsheets for interconnects

Posted: 01 Jul 2008     Print Version  Bookmark and Share

Keywords:schematic capture  spreadsheet  interconnects  PCB 

Spreadsheet solutions like Microsoft Excel have long been used to manage connectivity, constraints and critical design interfaces for complex high-pin-count designs such as back planes. However, they still lack the following core necessities that an electronics engineer requires when defining a complex PCB. Such limitations minimise the value added over traditional schematic capture approaches.

In the second part of a series dedicated to schematic capture, Cadence senior architect Vikas Kohli discusses how a standard spreadsheet approach can be enhanced to create a powerful design entry solution that can handle designs with large pin counts.

View the PDF document for more information.

Discuss this article with Vikas Kohli in the Design Automation forum.





Comment on "Speed design capture using spreadshe..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top