Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Embedded
 
 
Embedded  

State machine design considerations and methodologies

Posted: 28 Mar 2001     Print Version  Bookmark and Share

Keywords:State machine design 

December 1995 State Machine Design Considerations and Methodologies The use of state machines provides a systematic way to de- sign complex sequential logic circuits--an increasingly popu- lar approach since the advent of PLD (Programmable Logic Device) circuitry.

/PDF document

Cypress Semiconductor Corporation 7 3901 North First Street 7 San Jose 7 CA 95134 7 408-943-2600 December 1995 State Machine Design Considerations and Methodologies The use of state machines provides a systematic way to de- sign complex sequential logic circuits--an increasingly popu- lar approach since the advent of PLD (Programmable Logic Device) circuitry. This application note describes the many options encountered during the state machine design cycle. By exhaustively walking through the PLD-based design ex- ample presented here, you can weigh the merits of several design approaches.




Comment on "State machine design considerations ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top