Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Power/Alternative Energy
 
 
Power/Alternative Energy  

Odd number divide by counters with 50% outputs, synchronous clocks

Posted: 20 Jun 2005     Print Version  Bookmark and Share

Keywords:differential clock  duty cycle  synchronous 

The application note by ON Semiconductor offers new ideas and ways for using some devices in new applications. It specifically discusses techniques for designing odd number counters with synchronous clocks and 50 per cent outputs.

The first technique requires a differential clock that has a 50 per cent duty cycle, an extra flip flop, and a gate to allow odd integers, such as 3, 5, 7, 9, to have 50 per cent duty cycle outputs and a synchronous clock. The frequency of operations is limited by Tpd of the driving FF, Setup, and Hold of the extra FF, and the times cannot exceed one half on the incoming clock cycle time.

The design begins with producing a odd number counter (Divide By 3 for this discussion) by any means one wishes and add a flip flop, and a couple of gates to produce the desired function. Karnaugh maps usually produce counters that are lockup immune.

View the PDF document for more information.





Comment on "Odd number divide by counters with 5..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top