Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Pushing power forward with a common power format

Posted: 05 Nov 2006     Print Version  Bookmark and Share

Keywords:Common Power Format  low-power design 

The complicated deployment of low-power design techniques had been relegated to a back-end physical design process because of its lack of abstraction. The industry problem needs an industry-wide solution, thus an invention of a complete and consistent Common Power Format (CPF).

CPF is an open and inclusive approach that can solve industry problems as it enables functional verification of the power-related behaviour in chip design. Limiting the scope of CPF through standardization should yield the benefit of a faster path to ratification, and faster availability of tools and flows.

The CPF is modelled after the syntax of Tcl. As such, it is light in overhead, easy to learn, and extensible by nature. CPF is an effort that should pay significant dividends to the design community for decades to come.

View the PDF document for more information.





Comment on "Pushing power forward with a common ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top