Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

65nm FPGAs target handheld devices

Posted: 11 Mar 2008     Print Version  Bookmark and Share

Keywords:FPGA  CMOS manufacturing  non-volatile 

SiliconBlue Technologies Corp. is offering a family of low-power FPGAs implemented on a 65nm CMOS manufacturing process. The FPGAs, which carry their own non-volatile memory on-chip for holding configuration data, come in small ball grid array packages and are intended for use in mobile phones and other handheld devices.

The company was founded by Kapil Shankar, CEO, a 20-year veteran of the programmable logic industry, and Antti Kokkinen, a partner and cofounder of venture capital firm BlueRun Ventures.

The iCE65 family comprises four members starting with the iCE65L02 with 1,792 logic cells, up to 128 I/O pins and a current consumption of 5mA at 32MHz clock frequency. At 32kHz, the devices consumes 25µA.

At the top of the range is the iCE65L16 with 15,260 logic cells and up to 384 I/O pins. At 32MHz the device consumes 40mA but with the clock run down to 32kHz the device consumes 250µA. The product brochure, downloadable from www.siliconbluetech.com does not indicate a maximum clock frequency or current draw at a higher frequency.

By way of a comparison, an Altera MAX IIZ family device fully loaded with 16bit counters and clocked at 50MHz has a dynamic power consumption of 8.9mA and the static power consumption is 29µA.

The iCE65 is described as the first non-volatile FPGA to have been implemented on a 65LP CMOS process. Taiwan Semiconductor Manufacturing Co. Ltd is believed to be the foundry making the chips for SiliconBlue. The architecture is said to be scalable to 40nm and the family is being offered in both volatile and non-volatile memory versions as well as in bare die form for system-in-package integration.

SiliconBlue provides iCEcube design tools to take developers through to the bitstream. It has a graphical user interface and allows timing-driven routing. The iCEman development board comes bundled with the iCEcube software and is based on the iCE65L04 device with 3.520 logic cells, 256 I/O pins, and current consumption of 20mA at 32MHz.

- Peter Clarke
EE Times Europe




Comment on "65nm FPGAs target handheld devices"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top