Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Fraunhofer to provide design support for Atmel's MCU based chip

Posted: 29 Nov 2007     Print Version  Bookmark and Share

Keywords:ARM-based customisable microcontroller  design support  netlists 

Atmel Corp. and the Fraunhofer Institute for Integrated Circuits (IIS) Germany, have announced a collaboration to develop systems-on-chip for their mutual clients. Atmel's AT91CAP ARM-based customisable microcontroller is the enabling technology for this collaboration that allows application developers to customise the MCU to their specific requirements. Fraunhofer IIS will provide complementary design support.

Fraunhofer IIS will work together with clients to transform their design specifications into netlists for the metal programmable portion of the AT91CAP customisable microcontroller, complementing IP blocks from Atmel's extensive libraries with IP from Fraunhofer IIS as required. The netlists will be validated on the AT91CAP emulation board by mapping them onto the built-in FPGA, before being transferred to Atmel for metal programming of the AT91CAP platform. Together the customer and Fraunhofer IIS, prior to customer signoff for fabrication, will perform post-layout simulation.

Michel Le Lan, Atmel's marketing director for ASIC products, commented,"Atmel is pleased to add Fraunhofer IIS to its expanding network of CAP design centres. Fraunhofer's depth of knowledge and accumulated experience in system-on-chip design, particularly for audio, video and multimedia applications, and also for medical systems, will enable our mutual clients to achieve complex designs in a short timescale, exploiting to the maximum the possibilities of the CAP architecture."

"Atmel's CAP architecture is very interesting due its FPGA based verification approach. This allows early software development with system validation in hardware and reduces the overall design risk. The customisable part of CAP gives a lot of flexibility to extend the functionality of the predefined ARM core by adding logic and memories, e.g. for coprocessor structures, as well as optional interfaces. Another positive aspect is the short turnaround time and the attractive price," said Norbert Schuhmann, group manager, Design Services at Fraunhofer IIS.




Comment on "Fraunhofer to provide design support..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top