Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > T&M
 
 
T&M  

Use SI methods to debug DDR

Posted: 16 Sep 2007     Print Version  Bookmark and Share

Keywords:SI  signal integrity  DDR memory validation  mixed-signal oscilloscope  differential active voltage probes 

As speed increases, validation effort increases exponentially. For the memory system to function accurately, its signal integrity (SI) performance must meet certain minimum requirements. SI is the key to system interoperability—it guarantees that devices from different vendors will integrate well when they are used together. Failures in SI are correlated to other failures, including marginal timing relationship, protocol violations, clock jitter issues and errors from other buses.

This article outlines probing methods, challenges in DDR signal validation and recommended debug methodologies. View the PDF document for more information.




Comment on "Use SI methods to debug DDR"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top