Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Optoelectronics/Displays
 
 
Optoelectronics/Displays  

Tool shrinks CIS devlpt time

Posted: 28 May 2007     Print Version  Bookmark and Share

Keywords:CMOS image sensors  ISP design library  IC design lib 

Dongbu Electronics has developed an image signal processor (ISP) design library that shrinks the development time of CMOS image sensor (CIS) devices by more than six months, thus accelerating the time to bring high-quality, low-cost CIS imaging to mobile handset applications. Available at no charge to Dongbu customers, the ISP library speeds the design of CIS devices at the 130nm node while also improving their image quality.

The ISP library was designed to enable low-pixel CIS devices to provide picture quality rivaling that of digital cameras.

The ISP design library enables image enhancement and automatic focus functions to be integrated onto a single CIS chip, hence widening the appeal of CIS chips for use in a broader range of mobile handset applications including MP3 players, PMPs and PDAs.

Jae Song, executive VP of Dongbu Electronics, said that a 110nm-node successor to the design lib is now under development and is expected to be available before year-end. "We will also add high-integration and low-power functions, which are increasingly critical in mobile handset designs coming to market," he added.




Comment on "Tool shrinks CIS devlpt time"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top