Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

BiCMOS tech improves power IC performance

Posted: 03 Nov 2006     Print Version  Bookmark and Share

Keywords:Zarlink Semiconductor  Zarlink Analog Foundry  BiCMOS  power management ICs 

Zarlink Semiconductor announced the release of a subµ BiCMOS process technology specifically addressing increasing customer demand for control and intelligence in power management chips.

The new technology combines Zarlink Analog Foundry's 20V 5GHz WPX/Y analog bipolar technology with a set of CMOS control aspects that are crucial in the fabrication of electronic components responsible for controlling power and extending battery life in consumer products, such as game consoles, mobile telephones and computers, as well as certain automotive applications.

"Most competing BiCMOS offerings are CMOS-centric with poor bipolar components. Building on our WP bipolar power management process expertise, we have integrated our 0.8µ CMOS process to develop the only true analog bipolar BiCMOS technology available. Our next steps are to incorporate our DMOS technology onto this process to permit the development of a BCDMOS process capability," said Dr. Peter Osborne, chief technology officer, Zarlink Analog Foundry.

Zarlink Analog Foundry will be discussing its new BiCMOS process technology at the 2006 FSA Suppliers Expo and Conference in Taipei, Taiwan next week (Nov. 8).




Comment on "BiCMOS tech improves power IC perfor..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top