Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

NEC eyes EDA market with C-language design tool

Posted: 26 Jul 2006     Print Version  Bookmark and Share

Keywords:NEC  EDA  C-language  design tool  XX 

NEC Corp. has begun marketing its C-language design tools last week with an eye on cracking the EDA market. The tool, CyberWorkBench (CWB), is the result of C-based design tools developed by NEC's Central Research Laboratories. NEC started using the tools for chip design in 1999. In 2001, Matsushita started using the tools for ASIC and FPGA designs. "One of CWB's advantages is that the solution has been used to design many LSI chips," said an NEC spokesman.

The design flow is done in the C language. While C-based design tools are thought by some to be ill-suited for design control circuits, CWB includes two algorithms for data processing circuits and control circuits. So it can design the whole LSI chip that integrates data processing and control blocks, which is another advantage, said the spokesman.

NEC estimated the C-based design tool market could be worth about Rs.4,583 crore ($1 billion) by 2010. It hopes to grab a 10 per cent to 20 per cent stake in the new market from leaders Cadence, Mentor and Synopsys.

NEC will begin shipping a beta version this week, with the product version scheduled to begin in September. An annual license for the minimum configuration is priced at about Rs.1,37,49,000 ($300,000). The CWB is on exhibit at this week's Design Automation Conference 2006 in San Francisco.

- Yoshiko Hara
EE Times




Comment on "NEC eyes EDA market with C-language ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top