Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Speed-up FPGA design process with early defect discovery

Posted: 16 Feb 2006     Print Version  Bookmark and Share

Keywords:darren zacher  mentor graphics  fpga design  fpga designer kit  fpga defect discovery 

Having better upfront visibility into possible defects in HW/SW interaction can prevent the need for FPGA re-spins.

View the PDF document for more information.



Comment on "Speed-up FPGA design process with ea..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top