Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Interface
 
 
Interface  

Configuring Xilinx FPGAs with SPI flash memories using CoolRunner-II CPLDs

Posted: 10 Dec 2004     Print Version  Bookmark and Share

Keywords:xilinx  fpga  spi  flash memories  coolrunner-ii 

This app note describes a method to configure Xilinx FPGAs, such as Spartan-IIETM and Spartan-3TM FPGAs, using inexpensive small Serial Peripheral Interface (SPI) flash memories.

View the PDF document for more information.



Comment on "Configuring Xilinx FPGAs with SPI fl..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top