Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

A verification environment for embedded processors

Posted: 16 Oct 2001     Print Version  Bookmark and Share

Keywords:pld  rtl  embedded processor  excalibur  netlist 

This technical article describes the Altera verification environment for embedded processor devices, which addresses the conflicting needs of quality versus complexity versus time.

View the PDF document for more information.



Comment on "A verification environment for embed..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top